Conducting functional control of field-programmable gate arrays

Abstract


Approaches to accomplishing functional control of field-programmable gate arrays (FPGA) are described. The first part of the article describes the existing equipment that allows conducting functional tests of FPGAs. A table comparing the main parameters of the equipment available in the market is given. The table contains the main parameters of the equipment that make it possible to simplify the process of conducting functional tests of FPGAs. The main advantages and disadvantages of using this equipment are shown on the basis of the analysis. In the second part of the article the author describes the main methods of conducting functional tests of FPGAs. When developing algorithms, the author divides all the internal structure of a FPGA into two functionally independent parts. The first part is the internal programmable logic, and the second part contains functional blocks built into a FPGA. The article gives examples of algorithms developed on the basis of the methods described and configuration firm-ware produced with the help of these algorithms. The developed algorithms carry out functional control of the internal logic, as well as of function blocks built into a FPGA. To develop algorithms for functional control of internal logic the author uses the method of iterative logic arrays. A method of creating built- in self-test structures is used for the control of function blocks built into a FPGA. In the final part the author draws conclusions and describes the directions of his further research.


About the authors

A. A. Ogurtsov

Joint-Stock Company Russian Space Systems

Author for correspondence.
Email: sanoyashi@mail.ru

Russian Federation

Research Engineer

References

  1. Krasnov M.I., Ogurtsov А.А. Equipments for FPGA functional test. Testing. Diagnostics. 2013. No. 9 (12). P. 49-54. (In Russ.)
  2. Toutounchi S., Lai A. FPGA test and coverage. IEEE International Test Conference (TC). 2002. V. 67. P. 599-607. doi: 10.1109/TEST.2002.1041811
  3. Dutton B.F., Stroud C.E. Built-in self-test of configurable logic blocks in Virtex-5 FPGAs. 41st Southeastern Symposium on System Theory. 2009. P. 230-234. doi: 10.1109/ssst.2009.4806778
  4. Zhang Z., Zhiping Wen Z., Chen L., Zhou T., Zhang F. BIST approach for testing configurable logic and memory resources in FPGAs. IEEE Asia-Pacific Conference on Cir-cuits and Systems, Proceedings, APCCAS. 2008. Р. 1767-1770. doi: 10.1109/apccas.2008.4746383
  5. Huang W.K., Meyer F.J., Lombardi F. Multiple fault detection in logic resources of FPGAs. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. 1997. P. 186-194. doi: 10.1109/dftvs.1997.628324
  6. Bareisa E., Jusas V., Motiej K., Seinauskas R. Black box fault models // Information Technology and Control. 2006. V. 35. Р. 177-186.
  7. Rearick J., Eklow B., Posse K., Crouch A., Bennetts B. IJTAG (Internal JTAG):
  8. A Step Toward a DFT Standard. IEEE International Conference on Test. 2005. doi: 10.1109/test.2005.1584044
  9. IEEE Std. 1149.6-2003. IEEE Standard for Boundary-Scan Testing of Advanced Digital Networks. New York: Institute of Electrical and Electronics Engineers, 2003.
  10. IEEE Std. 1500-2005. IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits. New York: Institute of Electrical and Electronics Engineers, 2005.

Statistics

Views

Abstract - 62

PDF (Russian) - 42

Article Metrics

Metrics Loading ...

PlumX

Dimensions

Refbacks

  • There are currently no refbacks.

Copyright (c) 2018 VESTNIK of Samara University. Aerospace and Mechanical Engineering

This website uses cookies

You consent to our cookies if you continue to use our website.

About Cookies